
The leader in advanced wafer-level packaging
|
The Stratus is a fully automated electrochemical deposition system for advanced wafer level packaging applications. The Stratus deposits thick metal layers for wafer bumping, redistribution layers, TSVs, integrated passives, and MEMS. Our unique technology and architecture enables flexible, low-cost and high yield processes. |
|
|
The Stratus operates with the wafers in a vertical position. The vertical orientation facilitates higher quality processing and a unique modular architecture. And the modularity enables concurrent processing that increases efficiency and throughput. |
|
|
The Stratus is the ideal choice for the most demanding applications such as through silicon via (TSV) processes, lead free bumping, copper pillars and much more. |
|
A modular architecture
The Stratus modular architecture enables multiple configurations within a small footprint.
Modular architecture |
Two-wafers are positioned back-to-back in an 8-inch wide process cell. The narrow cell width fits more processes in less space. Stratus offers multiple metals with independently controlled process chemistries in each reservoir. The system can be configured with up to 20 wafer plating positions, providing extreme flexibility. That’s two to three times the capacity of a fountain system. This configuration, combined with sufficient rinse/dry and pretreatment capacity, provides more than twice the throughput of competing tools. The Stratus' modular architecture optimizes your ECD process – with the smoothest transition from R&D to multi-metal, high-volume production |
![]() |
The result, is that Stratus provides the most consistent deposition across the entire wafer surface - even with 300mm wafers. |
Publications
|
Electroplated Copper Pillar Feature Effects |
|
|
Copper Pillar Electroplating Process Control for Wafer Level Packaging |
|
|
Electroplated Cu Pillar Feature Effects |
|
|
Introducing NEXX-Section™ |
|
|
Optimized TSV Filling Processes Reduce Costs Semiconductor International, May 2009 |
|
|
Enabling 3-D Design |
|
|
Reaction Engineering of Through-Chip Via Filling for Wafer-Level 3D Packaging |
|
|
Pattern Effects on Electroplated Copper Pillars |
|
|
Copper Deposition for Pillars and Vias |
|
|
Active Boundary Layer Thinning in Advanced Packaging Electroplating |
|
|
Advances in Metal Deposition for Wafer Bumping |
|
|
Diffusion Boundary Layer Studies in an Industrial Wafer Plating Cell |